



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

*[Handwritten signature]*

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/008,700	12/07/2001	Hong-Sik Jeong	5649-905	5150
20792	7590	10/18/2005	EXAMINER	
MYERS BIGEL SIBLEY & SAJOVEC			LUU, CHUONG A	
PO BOX 37428			ART UNIT	PAPER NUMBER
RALEIGH, NC 27627			2818	
DATE MAILED: 10/18/2005				

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No.	Applicant(s)
	10/008,700	JEONG ET AL.
Examiner	Art Unit	
Chuong A. Luu	2818	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 03 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

1) Responsive to communication(s) filed on 19 September 2005.  
 2a) This action is **FINAL**.                            2b) This action is non-final.  
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

4) Claim(s) 6-24 is/are pending in the application.  
 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
 5) Claim(s) \_\_\_\_\_ is/are allowed.  
 6) Claim(s) 6-24 is/are rejected.  
 7) Claim(s) \_\_\_\_\_ is/are objected to.  
 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

9) The specification is objected to by the Examiner.  
 10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
     Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
     Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All    b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____.
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____.	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
	6) <input type="checkbox"/> Other: _____.

## DETAILED ACTION

### ***Request for Continued Examination (RCE)***

The request filed on September 19, 2005 for a Request for Continued Examination (RCE) under 37 CFR 1.53(d) based on parent Application No.10/008,700 is acceptable and a RCE has been established. An action on the RCE follows.

### ***Response to Arguments***

Applicant's arguments with respect to claims 6-24 have been considered but are moot in view of the new ground(s) of rejection.

## PRIOR ART REJECTIONS

### Statutory Basis

#### ***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

### The Rejections

Claims 6-8, 10-13, 15-19, 21-22 and 24 rejected under 35 U.S.C. 102(e) as being anticipated by Yoshida et al. (U.S. 6,815,762 B2).

Yoshida discloses a semiconductor integrated circuit device with.

**(6); (15)** forming a pattern comprising a pair of mesa regions (24A, 24B) on a substrate (1) (see Figure 15);

forming a first insulating layer (26) on the pair of mesa regions (24A, 24B) (see Figure 15);

forming an etch stop layer on the substrate (1) (see Figure 15);

forming a second insulating layer (27) on the pair of mesa regions (24A, 24B) and the substrate (1) (see Figure 15);

forming a capping layer (35) on the second insulating layer (27) (see Figure 15);

patterning the capping layer (35) and the second insulating layer (27) together, such that parts of the first insulating layer (26) that were covered by the second insulating layer (27) are exposed (see Figure 15);

forming insulating spacers on sidewalls of the second insulating layer (27) such that the second insulating layer (27) is enclosed by the insulating spacers, the capping layer (35), the first insulating layer (26), and the substrate (1) (see Figure 16);

**(7); (16)** wherein the second insulating layer is a spin on glass layer (see column 7, lines 59-60);

**(8)** further comprising: applying a cleaning solution to the integrated circuit device so as to expose a contact region between the pair of mesa regions by removing at least a portion of a native oxide layer from the contact region (see Figure 15);

**(10)** further comprising: forming a conductive layer on the pair of mesa regions and the substrate so as to fill a contact region between the pair of mesa regions and to

cover the mesa regions; removing a portion of the conductive layer such that an upper surface of the first insulating layer, opposite the substrate, is exposed (see Figure 15);

**(11); (22)** wherein removing the portion of the conductive layer comprises: chemical mechanical polishing the conductive layer such that the upper surface of the first insulating layer, opposite the substrate, is exposed (see column 5, lines 33-36)

**(12); (24)** wherein the capping layer may comprise at least one of silicon oxide (see column 7, lines 50-52);

**(13); (17)** wherein forming the insulating spacers comprises: forming a third insulating layer on the capping layer, the sidewalls of the second insulating layer, and the substrate; etching the third insulating layer so as to remove at least a portion of the third insulating layer from the substrate and an upper surface of the capping layer, opposite the substrate (see Figure 16).

**(18)** further comprising: removing at least a portion of the etch stop layer from a contact region between the pair of mesa regions (see Figure 16);

**(19)** further comprising: applying a cleaning solution to the integrated circuit device so as to expose a contact region between the pair of mesa regions by removing at least a portion of a native oxide layer from the contact region (see Figure 16);

**(21)** further comprising: forming a conductive layer on the pair of mesa regions and the substrate so as to fill a contact region between the pair of mesa regions and to cover the mesa regions; removing a portion of the conductive layer such that an upper surface of the first insulating layer, opposite the substrate, is exposed (see Figures 15-16).

## PRIOR ART REJECTIONS

### Statutory Basis

#### *Claim Rejections - 35 USC § 103*

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

### The Rejections

Claims 9, 14 and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yoshida et al. (U.S. 6,815,762 B2).

Yoshida discloses the claimed invention except for specifically wherein each of the insulating spacers has a width in a range of about 50Å to about 200Å; wherein the cleaning solution comprises at least one of hydrofluoric (HF) acid or a mixture of NH<sub>4</sub>OH, H<sub>2</sub>O<sub>2</sub>, and H<sub>2</sub>O. It would have been obvious to one of that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or working ranges involves only routine skill in the art. *In re Aller*, 105 USPQ 233 and *In re Boesch*, 617 F.2d 272, 205 USPQ 215 (CCPA 1980). When the general conditions of a claim are disclosed in the prior art, it is not inventive to discover the optimum or workable ranges by routine experimentation." *In re Aller* , 220 F.2d 454, 105 USPQ 233, 235 (CCPA 1955). Applicant can rebut a *prima facie* case of obviousness based on overlapping ranges by showing unexpected results or the criticality of the claimed range. "The law is replete with cases in which the difference between the claimed

invention and the prior art is some range or other variable within the claims 14 and 23. In such a situation, the applicant must show that the particular range is critical, generally by showing that the claimed range achieves unexpected results relative to the prior art range." In re Woodruff, 919 F.2d 1575, 16 USPQ2d 1934 (Fed. Cir. 1990). See MPEP '716.02 - '716.02(g) for a discussion of criticality and unexpected results. Also, It would have been obvious to one having ordinary skill in the art at the time the invention was made to select the specific cleaning solution that is suitable for its objective, since it has been held to be within the general skill of a worker in the art to select a known material on the basis of its suitability for the intended use as a matter of obvious design choice. In re Leshin, 125 USPQ 416. It would have been obvious to one having ordinary skill in the art at the time the invention was made to conduct etching of the capping layer and the second dielectric layer together to reduce the fabricating time and increase the smoothness and uniformity of the stacked layers.

### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chuong A. Luu whose telephone number is (571) 272-1902. The examiner can normally be reached on M-F (6:15-2:45).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David C. Nelms can be reached on (571) 272-1787. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Chuong Anh Luu  
Patent Examiner  
October 14, 2005